7

8 9

1

WHAT IS CLAIMED IS:

 A very long instruction word (VLIW) processing core comprising: 			
a processing pipeline having N-number of processing paths for processing an			
instruction comprising N-number or P-bit instructions appended together to form a VLIW			
said N-number of processing paths process said N-number of P-bit instructions in parallel or			
M-bit data words; and			

one or more register files having Q-number of registers, said Q-number of registers being M-bits wide;

wherein one of said O-number of registers in at least one of said one or more register files is a program counter register which stores a current program counter value.

- 2. The processing core as recited in claim 1, wherein one of said Qnumber of registers in at least one of said one or more register files is a zero register which always stores zero.
- The processing core as recited in claim 1, wherein program jumps are 3. executed by adding a value to the current program counter value stored in the program counter register using a standard add operation.
- The processing core as recited in claim 1, wherein memory addresses 4 are calculated by adding a value to the current program counter value stored in the program counter register using a standard add operation.
- 1 5. The processing core as recited in claim 1, wherein program jump tables hold values, which are offset values from the current program counter value.
- 1 The processor chip as recited in claim 1, wherein M=64, Q=64, and 6. 2 P=32.
- The processing core as recited in claim 1, wherein said Q-number of 1 7. registers within each of said one or more register files are either private or global registers, 2 and wherein when a value is written to one of said Q-number of said registers which is a 3 global register within one of said plurality of register files, said value is propagated to a 4 5 corresponding global register in the other of said one or more register files, and wherein when a value is written to one of said Q-number of said registers which is a private register within 6

1

2

1

2

3

4

7 one of said one or more register files, said value is not propagated to a corresponding register 8 in the other of said one or more register files.

- 8. The processing core as recited in claim 7, wherein Q=64, and a 64-bit special register stores bits indicating whether a register in a register file is a private register or a global register, each bit in the 64-bit special register corresponding to one of said registers in said register file.
- 1 9. The processing core as recited in claim 7, wherein said program 2 counter register is a global register.

10. A processing core comprising:

a processing pipeline having N-number of processing paths, each of said processing paths for processing instructions on M-bit data words; and

one or more register files, each having Q-number of registers, said Q-number of registers being M-bits wide;

wherein one of said Q-number of registers in at least one of said one or more register files is a program counter register which stores a current program counter value; and wherein said Q-number of registers within each of said one or more register files are either private or global registers, and wherein when a value is written to one of said Q-number of said registers which is a global register within one of said one or more register files, said value is propagated to a corresponding global register in the other of said one or more register files, and wherein when a value is written to one of said Q-number of said registers which is a private register within one of said one or more register files, said value is not propagated to a corresponding register in the other of said one or more register files.

- 11. The processing core as recited in claim 10, wherein one of said Q-number of registers in at least one of said one or more register files is a zero register which always stores zero.
- 1 12. The processing core as recited in claim 10, wherein program jumps are
 2 executed by adding a value to the current program counter value stored in the program
 3 counter register using a standard add operation.

10

11 12 processor chips or with I/O devices;

core and said I/O link;

1		13.	The processing core as recited in claim 10, wherein memory addresses	
2	are calculated by adding a value to the current program counter value stored in the program			
3	counter register using a standard add operation.			
		1.4	The processing core as recited in claim 10, wherein program jump	
1		14.	• -	
2	tables hold value	ies, wh	nich are offset values from the current program counter value.	
1		15.	The processing core as recited in claim 10, wherein a processing	
2	instruction comprises N-number of P-bit instructions appended together to form a very long			
3	instruction word (VLIW), and said N-number of processing paths process N-number of P-bit			
4	instructions in parallel.			
1		16.	The processor chip as recited in claim 15, wherein M=64, Q=64, and	
2	P=32.			
1		17.	The processing core as recited in claim 16, wherein Q=64, and a 64-bit	
2			bits indicating whether a register in a register file is a private register or	
3	a global register, each bit in the 64-bit special register corresponding to one of said registers			
4	in said register file.			
4	III said register	me.		
1		18.	The processing core as recited in claim 10, wherein said program	
2	counter register is a global register.			
			- Aller Alle	
1		19.	In a computer system, a scalable computer processing architecture,	
2	comprising:			
3		one or more processor chips, each comprising:		
4	a processing core, including:			
5	a processing pipeline having N-number of processing paths, each of said			
6	processing paths for processing instructions on M-bit data words; and			
7			more register files, each having Q-number of registers, said Q-number	
8	of registers being M-bits wide;			
9		an I/C	link configured to communicate with other of said one or more	

a communication controller in electrical communication with said processing